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The goal of this project is to develop a direct sequence spread spectrum binary phase
shift keyed (BPSK) communications subsystem for the Petite Amateur Navy Satellite
(PANSAT). Previous work on this topic primarily focused on modulator and demodulator
(MODEM) designs that utilized various modulation techniques, such as BPSK, and four
frequency shift keying (4-FSK). These MODEMs were designed to operate at 1200 bps,
have a pseudo noise sequence length of 127, and have a chip rate (f
chl ) of 152.4 kHz.
With a chip rate of 152.4 kHz, the null to null bandwidth of the transmitted signal was only
2f
chi
= 304.8 kHz . The link analysis, which determined these and other parameters such as
a required transmitter power of 7 watts, was found to be in error. Fortunately, the
conservative link analysis that is included as part of this thesis provides communication
system performance parameters that far exceed those previously discussed. However, the
new parameters called for more bandwidth than was previously understood to be available
from the Federal Communications Commission (FCC) and the American Radio Relay
League (ARRL). As it turned out, the project only requested 1 MHz of bandwidth, and that
is all the ARRL awarded, 1 MHz of bandwidth centered at 437.25 MHz. After a review of
all documentation and applicable rules manuals, this too was found to be in error. The
rules actually allow space operations anywhere from 435-438 MHz. So to accommodate
the wider band signal the center frequency was moved to 436.5 MHz.
Part of the problem was that the communications system was not being looked at, or
designed as a system. Previous efforts, in addition to being based on faulty data, ignored
the rest of the communications problem by concentrating solely on the MODEM designs.
Following the discovery of the errors previously mentioned, it was recognized that the
communications problem needed to be approached as a system. So this thesis project was
expanded from the design of a MODEM to the design of a complete communications
subsystem. The intent was not only to design, but to design, build, and test the complete
communications subsystem.
This thesis begins with an explanation and results of the most recent link analysis.
Followed by a functional description of the communications subsystem that evolved
during the course of this thesis work. The details of this work, such as the schematics and
board layouts have been included as appendices. Additional information on pseudo noise
sequences, the link analysis, and filter design may also be found in the appendix.
II. LINK ANALYSIS
Before attempting a design of either the transmitter or receiver, a link analysis was
performed for both the up-link and down-link. Past experience has shown that even though
the link budget equation is very simple, minor errors are easily made. That is why a general
link analysis program was written using MATLAB® and included as Appendix B. Most
of the equations used in the program came from [Ref. l:p. 390-396]. Some of these
equations are repeated here for clarity. This Matlab® program allows the user to quickly
vary the system parameters and plot the results over a wide range of transmitter power. The
results are output in both graphical and tabular formats. The tabular format provides,
among other things, an estimate of the received carrier power at the base of the antenna.
This estimate is then used to compute the power throughout the design.
As one might expect, the receiver will have to process a very weak signal; just how
weak is what needed to be determined. The answer was provided by the link analysis
program. A main concern was that the noise added by the receiver components might
obscure this weak signal. Fortunately, the receiver's noise figure may be controlled though
the proper selection of receiver components such as the low noise amplifier (LNA). Once
the receivers noise figure is known, the carrier-to-noise-ratio may be computed. Because
each amplifier stage amplifies the signal and noise equally, the carrier to noise ratio at the
front of the receiver is the same as the carrier to noise ratio at the detector.
(2.1)
NJ \NJ Rx VN, det
Since this ratio remains constant throughout the receiver, the noise power may be ignored
and the signal power used exclusively in power calculations.
Parameters Values
Gain of Amplifier Stages G = 22.5, 27, 27, 27 dB
Noise Figures of Amplifier Stages NF=2, 1.6, 1.6, 1.6 dB
Earth Station Antenna Gain G
Ear,h =
12dB
Satellite Antenna Gain G Sa,el.ae= 0dB
Antenna Noise Temperature TA = 280° Kelvin
Antenna Elevation Angle E=5°
Transmitter Carrier Frequency f =436.5 MHz
c
Earths Radius R = 6378.155 km
Altitude of the Satellite h = 480 km
Speed of light c= 2.997925x10
s (m/s)
Boltzman's Constant k = 1.38xlO"
23
Table 2-1: System parameters used in the link analysis.
For the purpose of comparison, the transmitter power was varied from 0.2 watts to 2.0




P = p G
Parameters such as P. and G. are shown in Table 2-1. Once the PEIRP
received carrier power may be computed using equations (2.3) and (2.4). Equation (2.4) is
used to determine the amount of loss due to free space.
Crx = ( peirp) + gar~^fs (2.3)
(LFS ) jn = 201ogdB
(47id)
(2.4)
The noise component of
N
is computed using equations (2.5) through (2.8). These
Rx
equations are used to compute the system noise temperature. Looking at equation (2.8) it
is easy to see why the low noise amplifier (LNA) is the single largest
contributor to the receivers noise figure and noise temperature and why its selection in
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(2.8)
'LNA ^LNA^l ^LNA^l -^n
Since this link analysis considers only the worst case, the slant range (d) was only
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(2.9)
The results are then converted to dB's, thus reducing the problem to simple addition.
( P EIR P ) dBw
= 101°S(PE .RP) (2 - 1Q)
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k.B = 101og( 1.38x10 ) = -228.6dB










" kdB B dB (2.13)
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=
^l B + BdB_RdBo dB d
(2.14)
Now that — is known, the probability of a bit error may be calculated using the error
N_





A graph of the bit energy-to-noise-ratio as a function of the information bit rate and
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Figure 2-1 Bit energy to noise ratio vs. the information
bit rate over a power range from 0.2 to 2.0 watts. The
lowest curve is for 0.2 watts.
Graphs showing the probability of error are not included here, because the probability of
eiTor is so low, but may be found in Appendix B. Appendix B also contains the
MATLAB® program and a set of tabular results for the data in Table 2-1
.
III. FUNCTIONAL DESCRIPTION OF THE COMMUNICATIONS
SUBSYSTEM
The following discussion is conducted using simplified block diagrams of actual
boards designed during the course of this thesis work. Following a brief explanation of the
overall system, each board will be discussed individually. If more detail is desired, it may
be found in the schematics and layout diagrams included in Appendix D. If the reader
requires a review of spread spectrum communications or wishes to see mathematical proofs
of concepts applied here, References 5, 7, and 1 1 are suggested.
Equations used here may be written differently than those found in most text books.
In most communications text books a signal is described mathematically as
S(t) = V2Pcos(a)
c
t + 0(t-T) -<)>) (3.1)
where v2P is the power of the signal, 6 (t -x) is the phase modulation with x representing
a phase shift due to the channel, and <j> is the carrier phase shift due to the channel. Since
this thesis is a practical application of communications theory and mathematics, signals
will be described in the following way
s (0 = PdB m cos ( aV + e ( t - T)- <i, ) <3 -2 >
It seems more practical to write signal equations in this manner, because component
catalogs express gain, loss, and power in units of dBs and dBms. Now gains and losses
may be accounted for with simple addition and subtraction.
S «) = ( PdBn, + GdB- L I L ) C0S ( a)c t + e ( t - t ) -«» <33 )
With signal power expressed in this way, the reader may easily apply these equations to
the circuits in Appendix D, and use a spectrum analyzer to measure signal levels at critical




= — , adjusting the span to > 2(data rate), and moving the marker to the peak
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of the signal waveform, which in this case is a SINC function.
A. OVERVIEW OF THE COMMUNICATIONS SUBSYSTEM
Every spread spectrum communications system must perform the same basic
functions. The transmitter must spread the data spectrally, up-convert to the carrier
frequency, amplify the signal and radiate it from an antenna. Every spread spectrum
receiver must down-convert from the carrier frequency, provide doppler compensation if
necessary, amplify the received signals, detect the desired signal, track it, de-spread it, and
demodulate it. What could be simpler? Well, the devil is in the details.
This communications subsystem affords the user flexibility by providing the ability
to:
Select between redundant transmitters and receivers
Select a desired transmitter power from a range of power levels
Evaluate numerous PN phase search strategies, and use the one that provides the
quickest acquisition time possible
Switch between straight BPSK and spread spectrum BPSK
Compensate for doppler shift using the ground station only
Develop and test a faster acquisition circuit in the future
Starting with a link analysis this communications subsystem was designed as a system.
The design is modular, with each board performing a different and unique function.
Circuit design and component selection was based on power levels that were determined
from the link analysis and used to calculate the signal power throughout the design.
Because of the interdependency on signal power levels between each board, an iterative
approach to the design was employed. The design evolved, as the designer became more
aware of the practical aspects of circuit design and component selection.
<v
<D
'C *3 *~"' *» 2^
in
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Figure 3-1 is a functional diagram of the present design, where:
• Board 1: provides up-conversion, down-conversion, and amplification.
• Board 2: provides receiver IF amplification, automatic gain control (AGC), and
coarse PN phase detection.
• Board 3: provides fine PN phase alignment and tracking.
• Board 4: de-spreads the signal, locks on to the phase of the suppressed carrier, and
demodulates the data.
• Board 5: provides modulation and amplification of PN sequences developed on
board 6 and applied to boards 2-4.
• Board 6: provides PN phase generation, search, and control logic, as well as any other
digital circuitry used in the design.
Though not yet complete, this design makes significant strides in the right direction. With
its flexibility and modularity, the opportunity is there for future designers to continue its
evolution or use it as a test bed for new and improved designs.
B. BOARD 1 : TRANSMITTER AND RECEIVER FRONT END
Board 1 groups all the components with SMA connectors together. Connections via
SMA and 50Q cable eliminate printed circuit board (PCB) design problems that would
likely occur at frequencies above the first IF frequency of 32.1 MHz. Board 1 is designed
to serve in either the satellite, using a fixed 404.4 MHz oscillator or in the ground station,
using a variable 404.4 MHz oscillator. The variable oscillator's control input will come
from a program called the Kansas City Tracker that predicts the orbital track of the satellite.
This method of doppler compensation eliminates the need for tunable filters in the satellite
and places the burden of doppler compensation solely on the ground station. Another more
obvious way to achieve doppler compensation is to simply widen the filter bandwidths.
This method was ruled out because the maximum doppler shift is projected to be ± 10 kHz,
while the information bandwidth is < 20 kHz null to null, making the noise power






The single pole four throw (SP4T) PIN diode switch allows the user to switch
between two receivers and two transmitters, using two TTL control lines. The cavity
bandpass filter (BPF) following the SP4T PIN diode switch serves as a preselection filter
for the wideband low noise amplifier (LNA). This preselection filter should eliminate
strong out of band carriers by reducing the noise power bandwidth. The LNA will provide
needed amplification prior to mixing for downconversion to the first IF frequency of 32.1
MHz. The inductor and capacitor (LC) BPF is then used to select the difference frequency
from sum and difference frequencies that result from mixing. The output of the LC BPF is
then feed to the receiver IF strip on board 2.
The upconverter translates the 32.1 MHz IF frequency from board 5 up to the RF
frequency of 436.5 MHz. Here, the BPF following the mixer is used to select the sum of
the local oscillator and IF frequencies. A cavity filter is used because of the high Q and
high center frequency required by the application. The Q is calculated as:
J^ = 436.5MHzgm
BW 2.52MHz
Unfortunately, the size of these filters is very large when compared to other components.
However, they are passive and have SMA connectors, as do all the components on this
board, so they may be placed anywhere in the satellite.
Because there is still some uncertainty over the amount of power required to complete
Eb
the link with an acceptable — , an electronic step attenuator was built into the design.
o
Detrimental channel effects such as multipath fading, are the primary concern. The
electronic step attenuator will allow the controlling ground station to select the most
appropriate transmitter power between 0.2 watts and 2.0 watts. The two amplifiers
following the electronic step attenuator are expected to provide amplification up to a
12
maximum of 2 watts. However, since the project is only in the bread board stage a lower
power amplifier was used.
The received signal will arrive with a random PN sequence phase and random carrier
phase. Each is indicated in the equations that follow, as x for the PN sequence phase and
(j) for the earner phase. For simplicity, additive channel noise is neglected.
MO =Pr(dB„1 ) cosK t + ed( t -'c)- (l>] (3-5)
As mentioned above, LOl may be either fixed or variable depending on the application.
Only the fixed oscillator is considered here.
S LO! W = (PdBn, " 3dB " LIL> C0S «W) (3 -6 )
S LOl( l ) ~ P7dBmC0S (°W) 0.1)
After down-conversion to the first IF frequency, the following is delivered to the receiver
IF strip on board 2.
PA(dBm) = Pr(dBm) ~ LIL1 + ^LNA ~ Lconv ~ L IL2 (->•")
W> = PA(dBm) [C0SQ)IF1 t + ed (t-X) -<J>] (3.10)
The upconverter for the transmitter occupies the bottom half of the board. Its input
comes from board 5.
S(t) = PF (dBm) C0S ( a)IFl t + ed( t)) (3 - 1J )
Naturally, the same local oscillator (LOl) is used for the upconversion to the RF
frequency.
SLO.( l ) = P7dBm C0S ( a)LOl t ) (3 - 12 )
Following upconversion and amplification, the signal delivered to the antenna is
MO = Pl (dB,„) C0S ( WIF t + ed( t )) (3.1 3 )
P./^n > = PC /nn v-L -L A „ +G ?1 +G„ (3.14)
t ( dB 111) F(dBni) conv Attn 21 22 s '
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With only a few minor changes, this design may operate in either spread spectrum
BPSK and straight BPSK. The addition of a PIN diode switch and narrowband filter, in
parallel with the wideband filter following the mixer in the receive path, is necessary to
reduce the noise power delivered to boards 2 and 4. The PIN diode switch would be used
to select the correct filter, based on the desired mode of operation. Next, the output from
board 6 could be switched high, to lock the bi-phase modulators on board 5 in the zero
phase state. The controller would then only look to boards 2 and 4 for an indication of
detection and lock. On the transmit side, no change to the filter bandwidths is necessary.
Naturally, since the signal is to remain narrowband, the XOR gate on board 6 would be
switched out. So, only boards 1 and 6 are affected by this change in the mode of operation.
C. BOARD 2: RECEIVER IF AMPLIFICATION, AGC, AND DETECTION
The receiver IF strip and detection circuits were placed on the same board for
convenience because they are both relatively small circuits. However, to allow for testing
of a different detection circuit in the future, the two are connected via a 50f2 cable.
The receiver IF strip provides amplification and automatic gain control (AGC) prior
to distribution to the detection, tracking, and demodulation circuits. An AGC circuit was
built into the design to compensate for anticipated signal fading due to multipath and the
satellite's tumbling. A predetection feedback path was used, as a result of information read
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The wideband signal coming into the receiver's IF strip may be expressed as
VO = PA(dbm) C0S [WIFl t+ed( t -'C)- <l) ] (3 - 15 )
and the amplified signal leaving the IF strip as
V 1 ) = PB<dBm > C0S < <B IFl t + e < t - X > -) ^3 - 16 )
where PB (dBm) is a result of the gains and losses seen by the signal along the IF strip.
PB(dBm) = PA(dBm) + G2 +
G
3
+ G 4 +
G




The AGC amplifier used in the circuit and expressed in equation 2.3 provides both
amplification and attenuation over a range of 36 dB [Ref. 6:p. (14-18)]. Naturally, the
amount of gain provided by the AGC amplifier is a function of the voltage output from the
analog level detector. This voltage (VALD ) is in millivolts and must be amplified in order
to provide a feedback voltage that varies between zero and five volts.
GAGC = F (VALDG6) (3- 18 >
Once amplified, the signal is distributed to the detection, tracking, and demodulation
circuits via a four-way power splitter.
The detection circuit receives its input from the four way power splitter on the same
board via a 50Q cable to allow for the connection and testing of a different detection circuit
in the future. This circuit is an implementation of a single dwell detector. The concept is
very simple. A search algorithm, implemented using digital components, is used to shift
the phase of the locally generated PN sequence. This locally generated PN sequence is then
bi-phase modulated onto a carrier from L02, amplified, and input to the local oscillator port
of the mixer
W 1 ) = P7dBmCOS Ko2t+ec( t -*)] (3 - 19 >
When the received and locally generated PN sequences come within 1/2 of a chip,
the received signal will be de-spread from wideband to narrowband. The narrowband
BPSK signal will 'pop-up' in the BPF following the mixer. To limit the amount of noise
power bandwidth, the bandwidth of this filter should kept as narrow as possible. Since data
16
is not recovered in the detector, intersymbol interference is not a major concern. In fact,
the bandwidth may be as low as one times data rate, to improve performance in a high noise
environment [Ref. 5: p. 161]. To achieve a narrow bandwidth at the second IF frequency,
a high Q filter was required.
Q=A = i07MHz H7]3 (3.20)BW 15kHz
A crystal filter was the only way to achieve a Q this high. Once de-spread and filtered the
signal may then be detected. The threshold detector receives its signal from the crystal
filter, then provides a TTL signal to board 6, indicating coarse phase alignment.
The autocorrelation of the received and locally generated PN sequences is a stochastic
process. Thus the reason the search algorithm must dwell for a period of time, generally
the code sequence length, before a decision can be made. If c(t) is a PN code sequence
then the autocorrelation of c (t) and a shifted version of itself c (t - x) may be expressed as
R (x) = E<c(t)c(t-x)> = E[c2 ] - (E[c]) 2 = o2 -\i
2




(x) = - f c(t)c(t-x)dt (3.22)
_N
2
where the overbar denotes the ensemble average [Ref. 7:p. 351]. The autocorrelation
function may be viewed conceptually, with respect to threshold detector, as a magnitude



















(x) = 1 when x = eN and R
c
(x) = — when x*eN (3.25)
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where e is an integer. When the received and locally generated PN sequences come to
within 1/2 of a chip of perfect alignment, the energy delivered to the threshold detector
should be enough to cause a detection (|R (x)P I > threshold). The level of the
I
c c(dBm)|
threshold may be adjusted by using a variable resistor to change the sensitivity.
D. BOARD 3: RECEIVER TRACKING CIRCUIT
The receiver tracking circuit is an implementation of the non-coherent double dither
loop (DDL) [Ref. 5:p. 188-189]. This scheme utilizes two channels instead of one. The
use of two channels and a subtraction circuit provides the error voltage with a sign (±), thus
indicating the direction of phase change required to increase correlation. Dithering the
early and late PN sequences between the two channels averages out any DC offset or
imbalance inherent in the two channels. The frequency at which they are dithered is
determined by the bandwidth of the BPF's in the arms of the tracking circuit [Ref.5:p. 175].
BWBPF
Dither frequency = (3.26)
4
The error voltage that is produced is then amplified, lowpass filtered, and fed back to the
VCXO of the PN sequence generator on board 6. A window comparator is used to
provide a lock detection signal to board 6.
The wideband signal that is supplied to the tracking circuit board 2 may be expressed
as
This signal is then amplified before splitting to provide a stronger signal to each channel.
sc(t) = ( pB d B m + Gz-\B- LiO c™^m i + Qd (t-x)-4>) (3.28)






































The early and late versions of the estimated PN sequence are then used to bi-phase
modulate the sinewave produced by L02. This signal is then amplified to +7dBm and
applied to the analog switches used to control the dithering. The other side of these
switches is connected to the LO port of the double balanced mixers.
S LO2(0 = P7dBm C°sKo2 t + e c(t±ATc-*)] (330)
The autocorrelation function may be viewed conceptually, with respect to the analog
level detector, as a magnitude scaler to the signal energy in the bandpass filter.
Sd(t) = ( Pc(dBm)- Lconv- LILBPF) Rc( X ) C0S t( a)IFl- WLO2) t + em( t - T)- (l) l (331 >
VO = Pd(dB m) Rc( X ) C0S [W IF2 t + em( t - X)- <l) ] <3 -32)
The voltage v
,
produced by the analog level detector is obviously a function of the signal
power applied to it. Its output varies linearly with the input, as shown in [Ref. 6:p. (5-
11)].
j
V, = V(|Pd(dBln) |) (3.33)





This error signal will vary in magnitude at the same frequency as the dither signal
g(t-nT).
Dither frequency = (3.35)
dither





Naturally, this circuit is not used when the communications subsystem is operating in
a straight BPSK mode. Everything may still be allowed to function, but neither the
feedback voltage nor the loop lock detection are used.
E. BOARD 4: CARRIER TRACKING LOOPAND DEMODULATOR
The demodulating circuit is an implementation of a Costas loop [Ref. 7:p. 145] and
[Ref. l:p. 293]. Its input comes from the four-way splitter on board 2.
sbW = PB (dBm) cos ( coiFi t + ed( t - x ) -<» (337)
Assuming acquisition is successful, the locally generated PN sequence is in phase with the
received PN sequence. So x = x and 6
c




slo2( 1) = pidB mC0S «»LO2 i + Qc {i-T)) (3.38)
Since the received signal is being de-spread with a punctual version of the PN sequence,






c(dBn)) cos[(co IF1 -a)L02 )t + em (t-x) -<t>] (3.39)
P





Now that the phase of the PN sequences is locked, the BPSK signal must be
demodulated. However, before demodulation can take place, the suppressed carrier must
be tracked. A Costas loop is a phase locked loop designed to lock on to suppressed carrier
signals. Like the tracking circuit, this scheme also utilizes two channels. But, the signals
in these channels are in quadrature.
SIF2a( t ) = P7dB m C0S (°W-^ (3 '41 >





Since they are in quadrature, the multiplication of the two channels yields their phase
difference. This phase difference is expressed as an error voltage that is amplified, filtered
and fed back to a 10.7 MHz VCXO on board 6.
si(0 = ( pcdB,n- Lconv + GGIC)cos[((oIF2 -a)IF2 )t + em (t-x)-5.] (3.43)
Sr>(t) = (P ,n ~L + GrMr)COSQ v ' v cdBin conv GIC' (coIF2 -a)IF2 )t + - + e (t-x)-i
m
(3.44)
Now that the correct phase has been determined for both the locally produced PN
sequence and 10.7 MHz oscillator, the BPSK signal may now be demodulated. Coherent
demodulation is accomplished with an integrate and dump circuit. The integrate and
dump is implemented with an active integrator followed by a sample & hold circuit. The
result is a NRZ signal that may be converted to digital with a comparator. The timing
signal needed to control the integrate and dump is be derived from the PN sequence clock.
This is possible because each data bit is an integer multiple of a PN sequence chip. The
output of the sample & hold circuit may then be written as
m(t-x) = v
d
Ajem(, " T) =±l (3.45)
where = and e 10 = 1. The NRZ signal m(t-x) is then input into a comparator and
converted to a binary message string m (t - x) = (0,1).
F. BOARD 5: MODULATION AND AMPLIFICATION
To reduced the number of components on boards 3 and 4 (the tracking and
demodulation circuits), the modulation and amplification circuits of these boards were
placed on a new board named board 5. This board later became the modulation and





















The circuit that produces SL02A and S lo2B will allow testing of a faster acquisition
circuit in the future.
S LQ2 (t) = (PTdBm-^B-LlL-^B-LlL^^fcW) (3 -46 )
SLOZAW = (^dBm-^B-LlL-^B-LlL+Gu-^B-^^^^LOZ 1 ) <3 -47 )
S L02B< t ) = (P7dB»- 3dB-^- 3dB- IlL+O14- 3dB- LIL) 0M (»LO2t+ fj (348 >
Modulation and amplification of the data to be transmitted, is provided by the circuit
which yields SD (t)
.
SA< 1 > = ( P7dBn>- 3dB- LIL- 3dB- L IL+G 12) C0S (WLO2 t + ed( t - !fc )) <3 '49 )
SA«) = PA(dB m ) C0S (WL02 t + ed( t - ;t)) (3 -50>
SD ( l ) = ( PA(dBm)- Lco.v- L IL + G 19) COS [(fl)Lo 2 + fl>L03) t + ed( t )] O-^D
Circuit at the top of the board that produces SL02a and SL02b , provides an in phase and
quadrature 10.7 MHz sinewave to the Costas loop on board 4.
SL02a( t) = (P7dBm-fG 13- 3dB- LIL) C0S ( a)LO2 t -^
SLO2b(0 = (^dBm + Gn-^B-LlL) 008 ^^^^-^) (3 -52 )
The circuits in the middle of the board perform basically the same function, bi-phase
modulation of a PN sequence onto a 21 .4 MHz carrier (L03), after some amplification and
power splitting.
V0 = ( PLO2- 3dB-LIL-Lconv + G 11 -7.8dB -L IL)C0S(2(0LO2 t) (3.53)
V^ =PB(dBm) C0S ( a)LO3 t ) (3 '54 >
M l ) = ( PB(dB m) - L IL + G .5-18) C0S (WLO3 t + ed( t -^) <3 '55 )
SC( ( ) = PC(dBm) C0S ( a)LO3 t + ed( t
-
;fc )) (3 -56 )
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G. BOARD 6: PN GENERATOR AND PHASE SEARCH
Due to the lack of time, the design of board 6 is incomplete. The intention was to
place all the digital components on one board, thus reducing the number of boards with
digital ground. Digital circuits cany signals that have fast rise times and large voltages,
especially when compared to the weak analog signals of the RF receiver circuits. The
concern is that a noisy digital ground may interfere with the relatively weak analog signals.
1. Transmitter Section
Immediately after the message enters the board it is differentially encoded. This
is done to compensate for phase inversion that may occur during the detection process.
Naturally, the received message stream will have to be differentially decoded following
demodulation in the receiver. The rest of the transmitter circuitry is relatively simple.
Once the fixed PN sequence is produced it is exclusively OR'd with the differentially
encoded message, and the resulting signal is delivered to board 5 for modulation and
transmission. The frequency synthesizer produces timing signals for synchronization of
the sending unit.
2. Receiver PN Synchronization Section
Most of the search strategies read about in References 2 and 5 conduct their search
for the proper PN phase using discrete shifts of the locally produced PN sequence.
Searches such as the one shown in Figure 3-8 may be easily programed, and handled by a
microprocessor. However, concerns over power consumption, and allocation of the on-
board processors resources lead to an implementation that would require little or no
processor interaction. This part of the design is original, and seeks to implement the
various search strategies using discrete digital components. A computer is used during the
evaluation phase, in order to make it easier to evaluate different search strategies. Once
evaluated, the search strategy that provides the quickest access time could be implemented
using a state machine to provide the parallel input to the PN sequence generators. If the
































able to provide a seed sequence every 813us without taxing the microprocessors ability to
provide other services. The search strategy shown in Figure 3-8 may be considered a
hybrid of those shown and discussed in [Ref. 9:p. 543]. This strategy might be called a







Figure 3-8 Proposed search strategy.
A logical extension of the strategies
shown in [Ref. 9:p. 543].
The goal is to produce an acquisition system that provides the shortest
acquisition time possible. One way to do this is to devise a search strategy that quickly
finds the correct phase. Another method is to design a fast detection circuit, such as the one
discussed in [Ref. 10:p. 551]. Both were to be tried, unfortunately time ran out. So the
faster detection circuit was not attempted. The search strategy shown in the figure above,
is a logical extension of the strategies shown in [Ref. 10:p. 543]. This strategy takes
advantage of the probability that the correct phase is close to where the search is begun, and
minimizes search time by eliminating redundancy during the search.
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Two PN sequence generators will be used, one on line and other off line. While
the on line PN generator is running, the off line PN generator will load 7 bits of the 127 bits
in the sequence. When this generator is placed on line, its sequence will begin with the 7
bits that were loaded. A phase change is introduced by shifting the 7 bits, and a search
suategy implemented by programing both the 7 bits and the direction of the up/down
counter.
The buffers at the input control which PN generators will load. While the select
lines (SAO, SA1, SBO, SB1) control whether the shift registers load, hold, or run. The OR
gates to the right of the PN generators are used to control which PN sequence generator is
connected to the 8 bit shift register. The up/down counter is then used in conjunction with
the 8 bit MUX to choose which line out of the 8 bit shift register is used. The shift register
is clocked at twice the rate of the generated sequence, this effectively samples the sequence
at twice the frequency. Allowing a search to be conducted in half chip steps. The 8 bit shift
register to the right of the MUX may be clocked at either the same frequency as the first
shift register or twice the frequency of the first shift register. If clocked at the same
T
c
frequency, the early and late sequences will be ±— from punctual, and if clocked at twice
T
c
the frequency, they will be ±— from the generated sequence. While in search, the VCXO
4
will be fixed at its fundamental frequency. Once detection has been made and tracking has
begun, the VCXO is controlled with the feedback from the tracking loop. While tracking,
the 7 bit string available on Port A should remain there in case the circuit loses lock and the
search must resume. If it does loose lock, odds are that the phase is close to where it was
when circuit lost lock. The proposed search strategy is commenced with a parallel loading
a 7 bit seed sequence into the shift register. The 8th bit is then used to control the direction
of the up/down counter. Looking back at the previous figure, you can see that after one
load, the counter may count up, and after another load the counter may count down. With
this ability, many different search strategies may be tried.
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IV. CONCLUSION
A prototype design of the complete communications subsystem was achieved during
the course of this thesis work. This design uses a blend of analog and digital circuits to
search and acquire the correct pseudo-noise sequence phase. The project is currently in the
bread board phase of its design. Critical areas of the design have been tested using a crude
but simple RF bread board technique. Further RF bread boarding is currently under way
using boards that have been layed-out and fabricated using a CAD/CAM system. This
process, though very time consuming, is cleaner and should provide excellent results.
Unfortunately, a complete design of all the digital circuits was not accomplished.
However, enough progress was made to start bread boarding and testing the computer
interface and search circuitry required for system testing.
A great deal has been learned and accomplished over the course of this design.
However, a robust doppler compensation method and circuit remains elusive. The current
design utilizes an orbital track prediction program, controlling a VCXO, to provide doppler
compensation. This reliance on a prediction program should work, but is an admitted
weakness in the design. Additional efforts to provide a more robust solution should be
made.
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APPENDIX A: PSEUDO NOISE SEQUENCES AND THEIR PROPERTIES
Before going into a theoretical overview of a BPSK spread spectrum communications
system, some fundamentals should be covered first. Most of the material on PN sequences
was extracted from [Ref. 2:p. 1715-1718], with some re-wording for clarity.
A. Pseudo Noise Sequences
Pseudo noise sequences are also called maximal length sequences, or m-sequences.
These sequences, which have a length N = 2m - 1 , have properties that are very




(0) = 1 R
c
(t) = - -
,
forl<T<N-l (A.l)
Maximal length sequences are generated from primitive polynomials and may be
constructed using a feedback shift register circuit. Primitive polynomials of degree 'm'
are expressed in the following form
h(x) =h xm + h ,xm
~
+ ... + h,x +h.x +h ft (A.2)v/ mm-l 210 x/
If h(x) is primitive, it can not be factored into a product of two or more polynomials of
lower degree. When factored down to its lowest form hm = 1 and h = 1 . Equation A.2





~ + ... + h
2
x +h,x +1 (A.3)
where 'm' is the span of the sequence and the number of D-flip flops used to construct the
sequence.
31
The following example is for an m-sequence of length seven. Therefore the length of
the generated sequence will be N = 2 - 1 = 127. The all zeros state is not a valid state.
XOR
T~
T cx+6 X^ cx+5 X 5 cx+4 X4 cx+3 X 3 cx+2 x2 cx+l xi - cT 1 •Output
Figure A-l Feedback shift register for a primitive
polynomial of degree m = 7 , and length
7 7
N = 2 -1 = 127. The generator polynomial is x + x + l.
This feedback shift register generates an infinite sequence c c
1




X + 7 =
C T+1 +CT' T = O' 1 '" (A.4)
In the figure above, the output is taken from the last D-flip flop in the chain. However, the
same sequence may be seen, with a shift in phase, on the output of any other flip flop in
the chain.
Figure A-2 Timing diagram for the circuit in figure 2-3 which
was used to implement the primitive polynomial x + x + 1 . This
timing diagram also demonstrates the shift property.
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One way to implement this feedback shift register is as follows:
Figure A-3 Circuit implemention of the primitive polynomial
7
X +X+ 1.
B. Properties of Maximal Length Sequences
The following properties characterize PN sequences and provide the reader with the
background necessary to properly apply them to an application such as spread spectrum
communications.
1. The Shift Property: For a PN sequence of length 2m - 1 , there are 2
m
- 2
possible shifts of the original. Each cyclic shift produces another PN sequence. The
original and the 2
m
- 2 cyclic shifts produces a set 8m whose size is (2
m




2. The Recurrence Property: Any PN sequence c e 5 satisfies the recurrence
c T ^ =h ,c ,+h ,c -+ ... + h.c A . +c for x = 0, 1,T + ni m - I t + m - 1 m-2T+m-2 lT+1 T (A.5)
33
There are lm' linearly independent solutions to Equation A.5, so there are 'm' linearly
independent sequences in the set 8m .
3. The Window Property: If a window of width 'm' is slid along a PN sequence
in the set 5m , each of the 2
m
- 1 nonzero binary m-tuples is seen exactly once. This property
follows from the fact that the PN sequence was generated from a primitive polynomial.
4. The Half O's and Half l's Property: A PN sequence contains 2m ~ ones and
2
m
- 1 zeros. Therefore there will always be one more one than there are zeros in a PN
sequence.
5. The Addition Property: The sum of two sequences forms another sequence in
the set 8 .m
6. The Shift and Add Property: The sum of a PN sequence and a cyclic shift of
it self forms another PN sequence in the set 8m .
7. The Autocorrelation Property: The autocorrelation property is the most
important property, especially when the application is spread spectrum communications.
This property is applied when two of the same sequences are being compared to each other.
Such is the case with the received and locally generated sequences of a spread spectrum
receiver. The autocorrelation function for a binary sequence c c,c
2
...c N _ T is defined by
N- 1
1 v-« . .. c i +c
j=0




(x) =^X(-D j S+) (A.6)
R (T) = _ V cc C = ±1 (A.7)1
j=o
The following equation may be more easily understood, and is easy to apply to both NRZ
and binary sequences
R (x) = ^^ (A.8)
c N
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where 'A' is the number of places where the sequences agree, 'D' is the number of places
where the sequences disagree, 'N' is the length of the sequence, and A + D = N.
Application of the above equations yields the following results
R
c
(t) = 1 when x = eN and R
c
(t) = — when x*eN; where e is an integer (A.9)
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Figure A -4 Plot of the autocorrelation function. The PN
waveform is periodic with triangular pulses of width 2T
C
repeated
every NT. seconds [Ref. l:p. 407],
In layman's terms, the autocorrelation of two identical sequences is maximum when the






8. The Runs Property: In any PN sequence, 1/2 of the runs have length 1, 1/4
have a length of 2, 1/8 have a length of 3, etc. In each case, the number of runs (repetitions)
of zeros is equal to the number of runs of ones.
35
APPENDIX B: LINK ANALYSIS PROGRAM AND RESULTS
The following program and results are supplied with little explanation. Their
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Pt_Watts= 0.2000 0.2500 0.3200 0.4000 0.5000 0.6400 0.8000
1.0000 1.2500 1.6000 2.0000
EIRP_dBm= 35.0103 35.9794 37.0515 38.0206 38.9897 40.0618 41.0309
42.0000 42.9691 44.0412 45.0103
C_dBm= -116.3669-115.3978-114.3257-113.3566-112.3875-111.3154-110.3463
-109.3772 -108.4081 -107.3360 -106.3669
N_dBm= -108.0712
CN_dB= -8.2957 -7.3266 -6.2545 -5.2854 -4.3163 -3.2442 -2.2751
-1.3060 -0.3369 0.7352 1.7043
CN_at_Det_dB = 12.7424 13.7115 14.7836 15.7527 16.7218 17.7939
18.7630 19.7321 20.7012 21.7733 22.7424
EbNo_dB= 15.7527 16.7218 17.7939 18.7630 19.7321 20.8042 21.7733








Pt_Watts= 0.2000 0.2500 0.3200 0.4000 0.5000 0.6400 0.8000
1.0000 1.2500 1.6000 2.0000
EIRP_dBm= 23.0103 23.9794 25.0515 26.0206 26.9897 28.0618 29.0309
30.0000 30.9691 32.0412 33.0103
C_dBm= -116.3669-115.3978-114.3257-113.3566-112.3875-111.3154-110.3463
-109.3772 -108.4081 -107.3360 -106.3669
N_dBm = -108.0717
CN_dB= -8.2951 -7.3260 -6.2539 -5.2848 -4.3157 -3.2436 -2.2745
-1.3054 -0.3363 0.7358 1.7049
CN_at_Det_dB = 12.7429 13.7120 14.7841 15.7532 16.7223 17.7944
18.7635 19.7326 20.7017 21.7738 22.7429
EbNo_dB= 15.7532 16.7223 17.7944 18.7635 19.7326 20.8047












Pt=[.2 .25 .32 .40 .50 .64 .80 1.0 1.25 1.60 2.0]; % tx pwr (watts)
% constants
Gain=[22.5 27 27 27]; % rx front end amplifier gains (dB)
NF=[2 1 .6 1 .6 1 .6]; % rx amplifier noise figures (dB)
Gtx=12; % gain of tx antenna
Grx=0; % gain of rx antenna
Tant=280; % rx antenna temp due to rxvd radiation
E=5; % worst case ground station antenna elevation in deg
fc=436.5e6; % carrier frequency
r=6378.155e3; % earth radius in km
h=480e3; % sat altitude in km
c=2.997925e8; % speed of light
k=1.38e-23; % Boltzmann's constant





% calculation of die rx noise figure and noise temp
Frx=F(l) + F(2)/G(l) + F(3)/(G(1)*G(2)) + F(4)/(G(1)*G(2)*G(3));
Trx=290*(Frx-l);
Tsys=Tant+Trx;








B=2*fchip; % noise bandwidth
% calculation of the system noise temp and noise figure
N=k*Tsys*B;
% calculating the effective radiated pwr
forn=l:length(Pt)
eirp(n)=Pt(n)*Gt;
% calculating the received signal pwr at the satellite
Crx(n)=eirp(n)*Gr/Lfs;
% calculating C/N and Eb/No
CN(:,n)=Crx(n)*(ones(l:length(N)))'./N;
EbNo(:,n)=CN(:,n) .*B ./R;
% calculating the probability of a bit error
Pb(:,n)=.5*(l-erf(sqrt(EbNo(:,n)))); % fen of PSD (Eb/No) as measured at the detector input,
end
EN=10*logl0(EbNo);























titleCBit Energy to Noise Ratio vs Information Bit Rate'),...





tiUeCProbability of a Bit Error vs Information Bit Rate'),...





tiUeCProbability of a Bit Error vs Information Bit Rate'),...








tiUeCProbability of a Bit Error vs Information Bit Rate'),...







titleCProbability of a Bit Error vs Information Bit Rate'),...





titleCNull to Null Bandwidth vs Information Bit Rate'),...
xlabeK'Information Bit Rate (bps)'),
ylabeK'BW (MHz)'),grid
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APPENDIX C: GENERALIZED IMPEDANCE CONVERTER (GIC) FILTER
DESIGN PROGRAM
The following program was based on notes written by Professor Micheal at the Naval
Postgraduate School, and was written with help from CAPT. Bing Bingham, USMC. This
program was used to design the BPFs in Costas loop on board 4. It provides magnitude
plots, phase plots, and component values. A component value is computed for each of the
variables shown in the following figure.
Figure C-l GIC filter topology








Each filter type has its own transfer function. A list of the filter types and its
corresponding variable equations and uansfer function is provided in Table C-l. This
table is provided for clarity. It is not necessary for the proper operation of the program,
but the following equations are
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% GIC Realization for both Ideal and Nonideal Op Amps
%
% 2 Jul 93 Arnie Brown
%
% This m-file (gic.m) uses the following "in files" writen by Bing Bingham
% and later modified by Arnie Brown:
%
% 1) addpoly.m adds to polynomials
% 2) ideal.m bode plots the ideal opamp
% 3) nonideal.m bode plots the nonideal opamp
% 4) plotboUi.m bode plots the nonideal over the ideal bode
%
% ALL four of diese m-files are needed to run GIC.M.
%
% This m-file is patterned after the GIC network from page 28 of
% Professor Micheal's notes.
clc
flag=l;
while flag == 1
k=menu('Choose a Filter type'.'Low Pass','High Pass','Band Pass'.'Notch'.'All Pass'.'Exit GIC Program');
if k == 1
clc
r=input('Enter the input resistance: ');
fc=input('Enter die cutoff frequence: ');








































































r=inputCEnter die value of input resistance: ');
fc=input('Enter the cutoff frequence: ');
c=l/(r*2*pi*fc);








































































elseif k = 3
clc
r=inputCEnter the value of input resistance: ');
fc=input('Enter the center frequence (Hz): ');







































































elseif k == 4
clc
r=inputCEnter the value of input resistance: ');
fc=input('Enter the center frequence: ');








































































elseif k = 5
clc
r=inputCEnter the value of input resistance: ');
fc=input('Enter the center frequence: ');
















































































% Network Theory Dr. Sherif Michael
%
% 21 Aug 92
% This function adds two polynomials together after ensuring
% that they have same length so as not to lose their correct




if length(a) >= length(b)
b=[zeros(l,length(a) - length(b)) b];
else






% 2 Jul 93 Amie Brown
%
% This function draws die bode plots for an ideal op-amp.
%
% "k" is obtained from the opening menu and is passed in.
%
clc
fl=input('Enter the BEGINNING frequency for the bode plot in powers of 10 (lHz=0): ');


































tiUeCMagnitude Plot for a ALL PASS GIC Filter using IDEAL Op-Amps');
end




tiUeCPhase Plot for a LOW PASS GIC Filter using IDEAL Op-Amps);
elseif k=2
tide('Phase Plot for a HIGH PASS GIC Filter using IDEAL Op-Amps');
elseif k==3
tideCPhase Plot for a BAND PASS GIC Filter using IDEAL Op-Amps');
elseif k==4
dde('Phase Plot for a NOTCH GIC Filter using IDEAL Op-Amps');
elseif k==5







% This function draws the bode plots for an nonideal opamp
%
% "k" is obtained from die opening menu and is passed in.
%
clc
fl=input('Enter the BEGINNING frequency for the bode plot in powers of 10 (lHz=0) ');

















[f(min(x)) f(min(x))],[min(20*loglO(nonidealmag)) -3], 'g'),grid;






















UUeCPhase Plot for a LOW PASS GIC Filter using NONIDEAL Op-Amps');
elseif k=2
UUeCPhase Plot for a HIGH PASS GIC Filter using NONIDEAL Op-Amps');
elseifk=3
UUeCPhase Plot for a BAND PASS GIC Filter using NONIDEAL Op-Amps');
elseifk=4








% 2 Jul 93 Arnie Brown
%
% This function draws the bode plots for an both ideal and non-ideal op-amps.
%
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% "k" is obtained from the opening menu and is passed in.
%
clc
fl=inpul('Enter the BEGINNING frequency for the bode plot in powers of 10 (lHz=0) ');

































































UUeCLOW PASS GIC Filter using both IDEAL & NON-IDEAL Op-Amps');
elseif k==2
titleOHIGH PASS GIC Filter using both IDEAL & NON-IDEAL Op-Amps');
elseif k==3
titleCBAND PASS GIC Filter using both IDEAL & NON-IDEAL Op-Amps');
elseif k=4
tideCNOTCH GIC Filter using both IDEAL & NON-IDEAL Op-Amps');
elseif k==5






APPENDIX D: DESCRIPTION OF CIRCUIT SCHEMATICS
All the circuit schematics, board layouts, and routing were done on an Apple®
Macintosh using a CAD/CAM system by Douglas Electronics. The RF boards described!
in this section where fabricated using an LPKF circuit board plotting (CBP) CAM system.
i77TT
Figure D-l LPKF Circuit Board Plotting (CBP)
CAM System.
This machine mills around pads and traces to isolate them on a copper clad board. The
excess copper of both the component and solder sides have been used to form a signal
ground plane.
A. BOARD 1 : TRANSMITTER AND RECEIVER FRONT END
Board 1 was not milled because all the components have SMA connectors on their
input and output. Connections made in this way avoided high frequency circuit board
design problems, and made component placement less critical. Though the design is fairly
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straight forward, there are still a few areas of concern such as the PIN diode switch (U2),
preselection filter (U3), and the power amplifier (U4).
Figure D-2 RF bread board of the transmitter and
receiver front end.
The PIN diode switch (U2) allows the user to select between two separate transmitters
and two separate receivers. However, the component chosen has some limitations. The
first limitation is a 1 dB compression point of 19 dBm and a maximum RF power of 28
dBm. Above 19 dBm the diodes will start to distort the signal, and above 28 dBm damage
to the device may occur. Second limitation, it is unclear from the data sheet whether the
switch is absorptive or reflective. If the device is absorptive, a port that is switched off will
appear as a 50Q load, and if it is reflective it may appear as a short [Ref. 8:p. 13-3 to 13-4].
Obviously, the absorptive case is the desirable one in this application. Of course, this
should be measured before using the switch in a live circuit. The next area of concern is
the high power amplifier (U4). This device was chosen because it was readily available
from one of the labs here, and its maximum output power is not as likely to damage the PIN
diode switch (U2). The last area of concern is the preselection filter (U3). This filter is
intended to limit the band of frequencies that are allowed to enter the low noise amplifier.
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It may not be necessary, but was included to eliminate strong out of band carriers that could
possibly saturate the low noise amplifier.
B. BOARD 2: RECEIVER IF AMPLIFICATION, AGC, AND DETECTOR
Figure D-3 RF bread board of the
Rx IF amplification, AGC, and
detection circuits of board 2.
1. Rx IF Amplification and AGC Circuit
The purpose of this circuit is to provide a relatively constant amplitude
wideband signal to the detector, tracker, and demodulator circuits. Ul, U2, U4, and U9
supply the gain, while U6 attempts to maintain a constant amplitude signal. U6 is an AGC
amplifier with a 0-5 volt control voltage. Its feedback control voltage is developed with
Ul 1, U12, and U7. Ul 1 provides a portion of the signal power to U12, the analog level
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detector, without causing reflections on the main signal path. U12 contains both reference
and detector diodes, as shown in the figure below.
f.
RF* +-IT> t K3—
t
r* -VUT „ _ 1000 1 Det<ector
Reference
Figure D-4 Schematic diagram of the analog
level detector (U12) [Ref. 6:p. (5-10)].
These diodes are provided a bias current to increase their sensitivity. The biasing is
cancelled out by summing the detectors output with the reference. The AGC amplifier is
capable of providing both gain and attenuation, leading to a range of over 36 dB. When
the signal power applied to the input of the AGC amp is 2.5 dBm, the feedback path
should provide 5 volts back to the AGC control pin. When this occurs, the AGC amplifier
will attenuate the signal by 13 dB.
2. Detector Circuit
The purpose of this circuit is to detect when the received and locally produced
PN sequences come within half a chip of being in phase. Figure D-5 is a schematic diagram
of the threshold detector (U3) used on board 2. When coarse phase alignment is achieved,
67
the signal will de-spread from a wideband signal to a narrowband signal. Once this occurs,
the signal power applied to the input of U3 should be sufficient to trigger a detection.
















Figure D-5 Schematic diagram of the threshold
detector (U3) [Ref. 6:p. (5-16)].
Unlike the analog detector this detector does not have to be externally biased, its
sensitivity is determined by the value of the resistance seen by the threshold adjust pin.
To reduce the possibility of a false detection due to noise, the bandwidth of the BPF
should be kept as narrow as possible. However, as the bandwidth goes down, the required
Q for the filter goes up. This is why a crystal filter was used. Unfortunately, the crystal
filter and its impedance matching circuitry exhibited a higher insertion loss than originally
anticipated. The additional insertion loss of the crystal BPF was then compensated for
withU13.
Each crystal filter is a two pole BPF with an input and output impedance of 3kQ
and 2pf. To achieve a steeper role off, two crystal filters are cascaded together to create a
four pole filter. The input and output must be impedance matched to the source and load,
each of which is 50Q. Since the signal is only 15kHz wide at this point, a narrowband
impedance matching circuit is all that is necessary. A narrowband impedance matching
circuit has fewer components than the wideband impedance matching circuit and is easier I
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to build. Initial values for the impedance matching circuit were computed using a free CAD
program from Hewlett Packard called APPCAD.
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Figure D-6 Snap shot of the monitor screen
while using APPCAD to design the impedance
matching circuits.
These values were used as a starting point during a crude RF breadboard of the circuit. A
variable inductor and variable capacitor were used to determine the best values. As it
turned out, the inductor had less of an effect on the circuit than the capacitor. So a
variable capacitor will be used in the final bread board to minimize insertion loss of the
impedance matching circuit.
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C. BOARD 3: PN SEQUENCE TRACKING
Figure D-7 Partially completed RF bread
board of the PN sequence tracking circuit
on board 3.
The purpose of this circuit is to provide an error voltage to the VCXO of the locally
produced PN sequence generator to allow the locally produced PN sequence to track the
phase (or epic) of the received PN sequence. In this design, this is accomplished with an
implementation of the non-coherent double dither loop (DDL) [Ref. 5:p. 188-189].
Turning to the schematic of board 3, you may notice a few of the same components
and circuits used in the AGC and detector circuit diagrams. This is because each arm of
the DDL is very similar to the detector circuit, using the same BPFs and experiencing the
same unanticipated additional insertion loss. Ul was placed in the circuit to compensate
for these losses and provide a signal of sufficient magnitude for the analog level detectors
(U13, U14). These detectors are identical to the one that was used in the AGC feedback
circuit. When the received and local PN sequences are aligned, the signal at the input to
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the analog detectors is expected to be - 6 dBm yielding an output of approximately 200mv.






-20 -15 -10 -5
Powar Input, dBm
Figure D-8 Graph showing the detected
output of the analog detectors vs input
power [Ref. 6:p. (5-11)].
The output from each detector, after the reference and detected voltages are summed
(U17, U18), then subtracted (U20, U21), to develope and error voltage. The error
voltage is amplified (U16) and low pass filtered before it is used to control the 5 MHz
HCMOS VCXO on board 6. An indication of lock is developed using a window
comparator (U15) which senses when the loop feedback voltage's magnitude exceeds that
measured when the loop is tracking. An inverter should be used on board 6 to make this
signal a positive voltage when the loop is locked and tracking.
D. BOARD 4: CARRIER TRACKING LOOPAND DEMODULATOR
The purpose of this circuit is to align the phase of the locally produced carrier with
that of the received suppressed carrier by producing an error voltage that controls the 10.7
MHz sinewave VCXO on board 5. This is necessary to properly demodulate a BPSK
signal, which may only be demodulated coherently. The circuit is an implementation of a
Costas loop. This board has not been fabricated because a decision was made to include
demodulator circuitry, and that circuitry still remains to be designed. As you can see, some
of the circuitry is the same as that used in the previous schematics, and will not be repeated
here.
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The LPFs that appear in each arm (U9, U10, U12, U13) were implemented using the
GIC topology as discussed in Appendix C. The output of each LPF when multiplied
together (U14) yields an error signal.
15V





Figure D-9 Four-quadrant analog multiplier
used as a phase detector on board 4 [Ref. 13:p.
(2-47)].
This error signal represents the phase difference between the two signals, because the two!
signals are the same frequency and in quadrature. The remaining parts of the circuit such
as the amplifier, loop filter, and window comparator are identical to those used on board 3
and discussed in the previous section.
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Figure D-10 RF bread board of the PN phase
modulation and amplification circuitry on board 5.
The puipose of this circuit is to prepare binary data and PN sequences for mixing.
This is accomplished by first bi-phase modulating them on to a carrier, then amplifying the
resulting BPSK signal to the level required. Because a number of circuits required bi-phase
modulation, it was convenient to place all of them on the same board.
Before arriving on this board the binary data and PN sequences are converted from
voltage to current, because the bi-phase modulators (U7, U17.U18, U19, U20) are driven
with ±10 milliampere. This may be done several ways, one of which is shown below
4 1 ~>
•+N '
Figure D-ll Circuit used to convert a TTL
signal to the ±10ma drive current required by
the bi-phase modulators.
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To function properly, the carrier power applied to the input of the bi-phase modulators
should not exceed -3 dBm. Once functioning, the resulting BPSK signal is then amplified










Figure D-12 Typical non-inverting amplifier used on board 5 to
amplify a signal to the level required for mixing.
U 1 of figure D-9 is a current feedback operational amplifier. A current feedback op-
amp was selected because its bandwidth is nearly independent of the closed loop gain.
Unlike a voltage feedback amplifiers, whose bandwidth drops rapidly as closed loop gain







Table D-l : Feedback resistor values recommended by
Harris Semiconductor to maintain both bandwidth and stability
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Initial attempts to build this circuit on a crude RF bread board failed, because the value of
R
F
was too high. After several calls to Harris Semiconductor, the engineer who designed
the chip provided the information shown in Table D-l. The amplifier worked great once
the proper value of R
F
was installed. The fact that a current feedback op-amp is sensitive
to the value of the feedback resistor was not obvious at the time, because a voltage
feedback amplifier is what is generally discussed in text books.
F. BOARD 6: PN GENERATION AND PHASE SEARCH CIRCUITS
Figure D-13 Digital bread board of the PN phase
search circuit shown in the schematic diagram of
Board 6.
The purpose of this circuit is to conduct a search for the proper phase of the locally
produced PN sequence. Many search strategies have been written about as discussed in
chapter three. This design attempts to implement and allow the evaluation of these
different search strategies, by allowing the user to program the search strategy to be run.
Once the evaluation phase is complete, the desired search strategy may be implemented
with a state machine. The state machine would take the place of the computer in the
evaluation phase.
This design is completely experimental, and is not based on anything seen or read.
Fortunately, because it is digital, it can be easily adapted without having to produce another
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board, as could occur with the RF bread boards. A detailed discussion of the actual circuit
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IF section on the
modulation board
Board 5, J10
+24 v is required tor the amp
borrowed from the microwave lab.
However, future selections should
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from to -25 dBm to -10 dBm.
The detection signal is TTL.
Detection signal to Digital Controller
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32.1 MHz spread spectrum
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32.1 MHz spread spectrum
signal to the Detector ckt
Board 2. J9
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Board 3. J1
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Rx IF Test Port
Remember to load-3 4 dBm + "f
SMA this port with a
50 ohm load when not
connected to a spectrum
analyzer.
Connected as a summing amp so as to
provide the necessary diode offset voltage
compensation. Avantek, page 14-29.
The level control will be used to adjust the
feedback circuit so as to provide -10.5 dBm
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A subtraction circuit is used to provide a ± error




Amplification before the loop filter
using a non-inverting op-amp configuration
A ^>L
Dither switch control signal
%
Window comparator
used to determine when
the loop is in lock
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HCMOS VCXO feedback loop voltage




Don't forget to pull the output
high with a pull-up resistor just
before the logic gate on the Digital board.
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"1 Insert an integrator, sample & hold, and comparator
circuit to demodulate the BPSK on this board.
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Figure D-14 Layout diagram for Board 2 the Rx IF
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Figure D-16 Solder side of Board 2.
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Figure D-17 Layout diagram for Board 3 the PN Sequence
and Tracking circuits.
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Figure D-18 Component side of Board 3.
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Figure D-20 Layout diagram for Board 4 the Carrier
Tracking Loop and Demodulator circuits.
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Figure D-23 Solder side of Board 5.
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